Introduction

V a l i d ' s G r a p h i c s E d i t o r (GEDm) w a s u s e d t o d e s i g n t h e d r i v e r .
With t h i s d r i v e r d e s i g n , any of t h e f i v e a r r a y s c a n b e r e a d o u t .
The C C D ' s are t e s t e d i n t h e D e t e c t o r T e s t F a c i l i t y (DTF) -NASA/GSFC. F i g u r e 1 shows t h e b l o c k diagram of t h e d r i v e r c i r c u i t w i t h CCD a n d DTF i n t e r f a c e s i g n a l s .
The START s i g n a l b e g i n s t h e d r i v i n g o p e r a t i o n a t a known e v e n t i n t h e frame r e a d o u t s e q u e n c e .
F i v e o b j e c t i v e s f o r t h e d r i v e r were k e p t i n mind d u r i n g i t s d e s i g n . The c i r c u i t : 1) D r i v e s CCD e l e c t r o d e v o l t a g e s between
0 V and +30 V t o produce r e a s o n a b l e p o t e n t i a l w e l l s .
2) D r i v e s t h e C C D s i n 4, 8, o r 16 p h a s e c l o c k i n g modes. 3) The d r i v i n g s e q u e n c e i s s t a r t e d w i t h
one i n p u t s i g n a l . 4) Allows programming o f frame s e q u e n c e s r e q u i r e d by a r r a y s o f any s i z e . 5) Produces i n t e r f a c i n g s i g n a l s f o r t h e CCD and t h e DTF .
Designing t h e d r i v e r w i t h GEDm a l l o w e d f u n c t i o n a l s i m u l a t i o n , t i m i n g v e r i f i c a t i o n ,
and c e r t a i n packaging a n a l y s e s t o b e done on t h e d e s i g n b e f o r e f a b r i c a t i o n .
S i m u l a t i o n o f Table 1 : CCD Array P a r a m e t e r s Array E l e c t r o d e P i x e l C l o c k i n g Array # 4 i z w S i z w P h a s e s FoUlEiL t h e d r i v e r v e r i f i e d i t s f u n c t i o n w i t h t h e master c l o c k r u n n i n g up t o 1 0 MHz. T h i s s u g g e s t s a maximum r a t e o f 400 K p i x e l s / s e c . Timing and packaging p a r a m e t e r s were v e r i f i e d . The d e s i g n u s e s 54 TTL component c h i p s .
Two v e r s i o n s o f hardware were f a b r i c a t e d : wirewrap and p r i n t e d c i r c u i t b o a r d . Both w e r e v e r i f i e d f u n c t i o n a l l y w i t h a l o g i c a n a l y z e r . T h e i r m a s t e r c l o c k ' s h i g h e s t o p e r a t i n g f r e q u e n c i e s were found t o be 1 MHz a n d 1 0 MHz, r e s p e c t i v e l y .
Both v e r s i o n s of hardware have s u c c e s s f u l l y d r i v e n t h e p r o t o t y p e d e t e c t o r a r r a y s .
Data o b t a i n e d from t h e d r i v e n a r r a y s i s b e i n g u s e d t o produce s p e c i f i c a t i o n s f o r a f l i g h t v e r s i o n MODIS-T CCD a r r a y .
Design Method
The MODIS-T CCD Imagers
From Table 1 it c a n b e n o t e d t h a t f o u r o f t h e f i v e MODIS-T C C D s h a v e 2 0 8 s q u a r e micron p i x e l s . T h i s u n u s u a l l y l a r g e p i x e l s i z e f o r c e s t h e devices t o h a v e 4, 8 , a n d 16 phases, r e s p e c t i v e l y , w i t h e l e c t r o d e widths of 5 2 , 26, and 1 3 m i c r o n s . The v a r i a t i o n s i n phases and a r r a y format demands f l e x i b i l i t y i n t h e d r i v e r .
The MODIS-T d e v i c e s a r e b u r i e d c h a n n e l CCDs t h a t r e q u i r e p o s i t i v e e l e c t r o d e v o l t a g e s t o c r e a t e p o t e n t i a l w e l l s .
Each p i x e l w e l l i s d e f i n e d by a p p l y i n g 0 V on t h e two e n d e l e c t r o d e s w i t h a l l e l e c t r o d e s i n between a t +V ( u s u a l l y between +5 V and +30 V ) . T h i s i s t r u e f o r a l l t h r e e phase modes.
The t r a n s f e r o f c h a r g e i n a CCD o c c u r s from c l o c k i n g e l e c t r o d e s a c r o s s t h e d e v i c e .
[ l ] A r o t a t i o n i s t h e c l o c k i n g of e l e c t r o d e s r e q u i r e d t o t r a n s f e r a c h a r g e p a c k e t from one element l o c a t i o n t o t h e n e x t .
I n s e r t i n g s t r e t c h e s o f dead t i m e between r o t a t i o n s makes f o l l o w i n g t h e CCD o p e r a t i o n e a s i e r .
Dead time i s t h e e v e n t where a l l v o l t a g e s a r e h e l d s t e a d y f o r a p r e d e t e r m i n e d span o f time.
The a r r a y s t h a t were designed f o r MODIS-T a r e frame t r a n s f e r d e v i c e s [ 2 ] .
Each a r r a y h a s t h r e e CCD r e g i s t e r s (A=image, B = s t o r a g e , and C = o u t p u t ) and one o u t p u t s e n s i n g node. The r e g i s t e r s h a v e t o r o t a t e i n d e p e n d e n t l y from one a n o t h e r . The s e r i a l o u t p u t r e g i s t e r (C r e g i s t e r ) h a s one more p i x e l i n i t s row, by t h e s e n s i n g node, t h a n e i t h e r t h e imaging o r s t o r a g e r e g i s t e r s .
The e n t i r e s e q u e n c e o f e v e n t s f o r one frame c o n s i s t s of a l t e r n a t i n g between r o t a t i o n o f a t l e a s t one r e g i s t e r and t h e i n s e r t i o n of d e a d t i m e .
The CCD l a y o u t r e q u i r e s f o u r s p e c i f i c e v e n t s f o r o p e r a t i o n .
They a r e :
A r e g i s t e r t r a n s f e r r i n g t o B r e g i s t e r , E r e g i s t e r t r a n s f e r r i n g t o C r e g i s t e r , C r e g i s t e r t r a n s f e r r i n g t o t h e o u t p u t node, and dead t i m e . By o r d e r i n g t h e e v e n t s i n c e r t a i n s e q u e n c e s , images c r e a t e d i n any o f t h e MODIS-T C C D ' s c a n b e r e a d from t h e i r o u t p u t nodes.
T h e CCD D r i v e r
The two l o g i c b l o c k s i n t h e d r i v e r c i r c u i t t h a t produce r o t a t i o n s and dead times, a r e t h e R e g i s t e r D r i v e r and t h e Dumb Counter, r e s p e c t i v e l y ( F i g u r e 1 ) . These two b l o c k s p r o d u c e e v e n t s on a o n e -t i m e , on-command b a s i s .
Because o f t h e t h r e e i n d e p e n d e n t l y d r i v e n CCD r e g i s t e r s i n each a r r a y , t h e d r i v e r a c t u a l l y h a s t h r e e i d e n t i c a l R e g i s t e r D r i v e r s . The commands t h a t c o n t r o l t h e R e g i s t e r Drivers and Dumb Counter l o g i c come from t h e C o n t r o l Logic block. Also c o n t r o l l i n g R e g i s t e r D r i v e r o p e r a t i o n is t h e Clock Phase Option block.
The h e a r t o f t h e d r i v e r c i r c u i t i s a frame sequence program i n t h e Program Option b l o c k .
The p r o g r a m i s a s e q u e n c e o f hexadecimal codes r e p r e s e n t i n g t h e e x a c t o r d e r of e v e n t s t h a t w i l l o b t a i n t h e image d a t a of one f r a m e .
The c o d e s a r e broken down i n t o c o n t r o l b i t s t h a t a r e c o n v e r t e d t o commands w i t h i n t h e C o n t r o l L o g i c b l o c k .
I n t u r n , decode l o g i c w i t h i n t h e R e g i s t e r D r i v e r s and t h e Dumb Counter p r o d u c e an END mark a t t h e e n d o f t h e i r r e s p e c t i v e e v e n t . T h i s i n c r e m e n t s t h e Addresser t o t h e n e x t e v e n t i n t h e sequence.
The d r i v e r o p e r a t e s i n a c o n t i n u o u s l o o p between i s s u i n g commands and producing e v e n t s . The i n t e r f a c e s i g n a l s a r e b y -p r o d u c t s o f t h e Program O p t i o n b l o c k a n d t h e C R e g i s t e r D r i v e r .
A t t h e end o f t h e frame s e q u e n c e
program a d e s i g n a t e d b i t i s a c t i v a t e d t h a t s t a r t s t h e program over a g a i n .
The Design
T h i s s e c t i o n d e s c r i b e s t h e i n d i v i d u a l l o g i c b l o c k s t h a t make up t h e d r i v e r d e s i g n .
R e g i s t e r D r i v e r L o g i c and C l o c k P h a s e O p t i o n
The R e g i s t e r D r i v e r s perform t h e t a s k of c l o c k i n g and d r i v i n g t h e a p p r o p r i a t e v o l t a g e s t o t h e CCD r e g i s t e r e l e c t r o d e s .
There a r e t h r e e R e g i s t e r Driver b l o c k s i n t h e d r i v e r c i r c u i t ; one f o r each CCD r e g i s t e r .
A R e g i s t e r Driver u s e s f o u r S 1 9 4 s h i f t r e g i s t e r s t o implement t h e 1 6 c l o c k e d s i g n a l s .
During i n i t i a l i z a t i o n t h e c o r r e c t 1 6 b i t p a t t e r n f o r t h e d e s i r e d number of p h a s e s i s loaded i n t o t h e S 1 9 4 s . The number of phases i s s e t w i t h two t o g g l e s w i t c h e s i n t h e Clock
Phase Option b l o c k .
The b i t p a t t e r n s f o r 4 , 8, and 1 6 p h a s e o p e r a t i o n a r e (0110,0110,-0 1 1 0 , 0 1 1 0 } , {Olll, 1 1 1 0 , 0 1 1 1 , 1 1 1 0 } , and (0111,-1111,1111,1110), r e s p e c t i v e l y .
O b v i o u s l y , when u s i n g t h e s e s i g n a l s , t h e 4 , 8, and 1 6 phase c o n f i g u r a t i o n s u s e 4, 8, and 16 l i n e s o f t h e p o s s i b l e 1 6 s i g n a l l i n e s a v a i l a b l e .
A f t e r i n i t i a l i z a t i o n , t h e l o a d e d v a l u e s a r e k e p t s t e a d y . The b l o c k i s a c t i v a t e d f o r r o t a t i o n by s e n d i n g t h e s h i f t r e g i s t e r s a command t o s t a r t s h i f t i n g . Near t h e e n d o f r o t a t i o n , two b i t s a r e used t o c r e a t e an END mark. T h i s mark i s s e n t back t o t h e C o n t r o l Logic b l o c k t o reset t h e r o t a t e command f o r t h a t R e g i s t e r D r i v e r . The r o t a t i o n s t o p s u n t i l t h e n e x t r o t a t e command i s r e c e i v e d f o r t h a t R e g i s t e r D r i v e r . P a r t o f t h e command t h a t t h e R e g i s t e r
Driver r e c e i v e s i s a decode c o n t r o l s i g n a l . The v o l t a g e +V can be set between 0 V and +30 V g i v i n g f l e x i b i l i t y i n producing t h e optimum p o t e n t i a l w e l l s .
Dumb C o u n t e r L o g i c
The Dumb Counter i s used t o i n j e c t dead time between r o t a t i o n e v e n t s . I t does s o by c o u n t i n g up from zero t o a predetermined v a l u e and t h e n advances t h e Addresser. The block i s comprised p r i m a r i l y of a s i n g l e S169 up/down c o u n t e r .
During i n i t i a l i z a t i o n and a r o t a t i o n t h e Dumb Counter i s n o t b e i n g u s e d . During t h e s e
times it w i l l always be l o a d i n g z e r o s i n t o t h e S169.
T h i s keeps it from c o u n t i n g and makes it r e a d y t o p r o d u c e a d e a d t i m e when a command is r e c e i v e d .
On command, t h e Dumb C o u n t e r s t a r t s c o u n t i n g up u n t i l i t s o u t p u t s i g n a l ( g a t e d by a decode c o n t r o l s i g n a l ) produces an END mark. T h i s r e l o a d s t h e c o u n t e r w i t h z e r o s a n d advances Addresser.
The Dumb Counter i s t h e n r e a d y t o produce a n o t h e r dead time i f a s k e d t o . 
Sample Delay Option and
A p i x e l i s r e a d o u t e v e r y t i m e t h e C r e g i s t e r i s r o t a t e d t o t h e o u t p u t s e n s e node. The o u t p u t v o l t a g e r e s u l t i n g from c h a r g e p l a c e d on t h e s e n s e node r e p r e s e n t s t h e number o f e l e c t r o n s i n t h e c h a r g e p a c k e t .
The DTF's A/D c o n v e r t e r must know when t h e o u t p u t v o l t a g e i s v a l i d t o t a k e an a c c u r a t e r e a d i n g . T h e P I X E L s i g n a l s e r v e s t h i s p u r p o s e . Every t i m e t h e C r e g i s t e r r o t a t e s a P I X E L p u l s e f o l l o w s .
A p u l s e on t h e PIXEL l i n e t h a t i s s e n t t o t h e DTF must o c c u r a f t e r t h e r o t a t i n g a c t i o n o f t h e C r e g i s t e r s t o p s . D e l a y i n g t h e END mark from t h e C R e g i s t e r D r i v e r by two c l o c k c y c l e s t h r o u g h D f l i p -f l o p s p r o d u c e s a p u l s e one c l o c k c y c l e a f t e r t h e r o t a t i o n s t o p s .
The amount of s e t t l i n g time r e q u i r e d f o r t h e e n t i r e c h a r g e p a c k e t t o r e a c h t h e s e n s e node i s l a r g e
T o a l l o w f l e x i b i l i t y i n f i n d i n g t h e optimum s e t t l i n g time, t h e s i g n a l i s d e l a y e d 6 more times.
The Sample
Delay Option i s a r o t a r y s w i t c h t h a t c a n b e set t o t h e t e r m i n a l from t h e d e s i r e d f l i p -f l o p o u t p u t . The c h o i c e s a r e a P I X E L p u l s e one, t h r e e , o r seven c l o c k c y c l e s a f t e r r o t a t i o n s t o p s . S i n c e t h i s s i g n a l s h o u l d o c c u r b e f o r e
t h e n e x t e v e n t b e g i n s , t h e c h o s e n P I X E L s i g n a l , i n s t e a d o f t h e o r i g i n a l END mark, i s s e n t back t o increment t h e Addresser.
The FRAME a n d ROW s i g n a l s a l l o w s y n c h r o n i z a t i o n of t h e a n a l o g d a t a w i t h t h e DTF d a t a a c q u i s i t i o n program.
P i x e l s a t t h e b e g i n n i n g o f a row h a v e a ROW p u l s e s y n c h r o n i z e d w i t h t h e P I X E L p u l s e .
P i x e l s t h a t a r e a t t h e b e g i n n i n g o f a frame h a v e s y n c h r o n i z e d FRAME, ROW, and P I X E L p u l s e s . With t h e s e s i g n a l s , imaging i s accomplished. The FRAME and ROW s i g n a l s a r e p r o d u c e d by g a t i n g t h e P I X E L s i g n a l f o r t h e a p p r o p r i a t e p i x e l .
Addresser Logic
The Addresser keeps t r a c k o f t h e c u r r e n t e v e n t i n t h e frame sequence program. I t i s implemented w i t h f o u r S169 c o u n t e r s t h a t a r e c a s D u r i n g i n i t i a l i z a t i o n and i n t h e l a s t e v e n t o f t h e frame s
Program Option Logic
The
o a l l o w up t o 1 6 b i t s o f c o n t r o l s i g n a l s .
B e g i n n i n g a t a d d r e s s 0 , e a c h l o c a t i o n i n t h e memory r e p r e s e n t s an e v e n t i n t h e frame s e q u e n c e .
The o u t p u t l i n e s ( 8 program b i t s p e r d e v i c e ) a r e t h e s i g n a l s used t o c o n t r o l t h e r o t a t i o n s and dead times i n t h e sequence.
Table 2 l i s t s t h e program b i t s and t h e i r p u r p o s e s . Note t h e BCG s i g n a l comes r i g h t from program b i t # l o . L i k e t h e o t h e r
CCD s i g n a l s it i s d r i v e n with a 5 4 0 7 b u f f e r .
The program i s c a r e f u l l y w r i t t e n t o a l l o w o n l y one END mark t o increment t h e A d d r e s s e r d u r i n g any e v e n t . T h i s e l i m i n a t e s p o s s i b l e m i s f i r i n g o f t h e A d d r e s s e r when two CCD r e g i s t e r s r o t a t e simultaneously. The 27S43A PROMs were used f o r s i m u l a t i o n o f t h e d r i v e r . The hardware u s e s AM2864ADC EEPROMs t o a l l o w reprogramming o f t h e frame s e q u e n c e . N o n e r a s a b l e PROMs a r e u s e d t o i n c r e a s e t h e frequency of o p e r a t i o n .
Control Logic
T
h e C o n t r o l L o g i c b l o c k i s u s e d as an i n t e r f a c e between t h e Program Option block and t h e r e s t of t h e d r i v e r c i r c u i t . I t m o d i f i e s t h e program b i t s t o p r o d u c e p r o p e r c o n t r o l s i g n a l s f o r t h e R e g i s t e r D r i v e r s and t h e Dumb
Counter. The START 
Each R e g i s t e r D r i v e r h a s i t s own c o n t r o l l o g i c w i t h i n t h e C o n t r o l L o g i c b l o c k . The R e g i s t e r Driver c o n t r o l l o g i c i s b a s e d on an 5112 J K f l i p -f l o p t h a t i s c o n f i g u r e d a s an SR f l i p -f l o p . T h i s arrangement implements t h e t i m e c r i t i c a l a c t i o n s o f s t a r t i n g ( s e t ) and s t o p p i n g (reset) R e g i s t e r Driver s h i f t i n g f o r a c o m p l e t e r o t a t i o n . T h e f l i p -f l o p i s s e t from a program b i t changing from low t o h i g h . I t i s r e s e t w i t h t h e END mark o f t h e
Note: RD=Register Driver, DC=Dumb Counter c o r r e s p o n d i n g R e g i s t e r D r i v e r , i n d i c a t i n g t h e end o f a r o t a t i o n . T h i s l o g i c a l s o p r o d u c e s t h e c o n t r o l s i g n a l s t o l o a d t h e e l e c t r o d e b i t p a t t e r n d u r i n g i n i t i a l i z a t i o n .
The o u t p u t s i g n a l RESET i s a CCD c o n t r o l s i g n a l t h a t i s c o n v e n i e n t l y t a p p e d from
s i g n a l i s t h e only i n p u t s i g n a l t o t h e d r i v e r . I t i s a s i n g l e TTL l i n e t h a t g o e s h i g h t o i n i t i a l i z e t h e d r i v e r and g o e s low t o s t a r t t h e d r i v i n g s e q u e n c e . T h i s s i g n a l needs only t o be l a t c h e d through a 1 0 7 A f l i p -f l o p t o d r i v e a l l t h e r e q u i r e d l o a d s .
The c l o c k i n p u t of t h i s f l i p -f l o p i s CLK.
Modes of Operation
There a r e t h r e e parameters of t h e d r i v e r t h a t can be a l t e r e d t o t a i l o r it t o i n d i v i d u a l CCD n e e d s .
They a r e : number of p h a s e s , sample d e l a y , and frame sequence program.
Number of Phases
The d r i v e r c a n o p e r a t e i n 4 , 8, o r 1 6 phase modes. The number of phases i s set w i t h two double-pole-double-throw s w i t c h e s .
The s w i t c h e s c o n t r o l t h e s p e c i f i c b i t p a t t e r n l o a d e d i n t o t h e R e g i s t e r D r i v e r s ' s h i f t r e g i s t e r s d u r i n g i n i t i a l i z a t i o n .
The e x a c t p a t t e r n s a r e d e s c r i b e d i n The Desian s e c t i o n of t h i s paper.
Sample Delay
The sample time i s t h e t i m e allowed a f t e r
C r e g i s t e r r o t a t i o n t h a t a sample o f t h e o u t p u t i s t a k e n . The d e l a y o p t i o n a l l o w s a d j u s t m e n t of t h e amount of t i m e a f t e r t h e C r e g i s t e r r o t a t e s t h a t a p u l s e on t h e PIXEL l i n e o c c u r s . T h i s o p t i o n i s s e t u s i n g a r o t a r y s w i t c h w i t h i n p u t s from t h r e e d i f f e r e n t D f l i p -f l o p o u t p u t s .
The f l i p -f l o p s are i n a l i n e of e i g h t through which t h e p i x e l p u l s e i s p a s s e d .
The d e l a y times t o choose from a r e a p i x e l p u l s e one, t h r e e , o r seven c l o c k c y c l e s a f t e r C r e g i s t e r r o t a t i o n s t o p s .
Frame Sequence Program
Perhaps t h e most v e r s a t i l e a s p e c t of t h e CCD d r i v e r i s t h e a b i l i t y t o p i c k and choose t h e e v e n t s t h a t t a k e p l a c e i n t h e f r a m e sequence.
The o n l y r e s t r i c t i o n on t h e o r d e r of e v e n t s i s t h a t t h e r e must b e a t l e a s t one d e a d time a f t e r e v e r y r o t a t i o n . T h i s i s because t h e d e s i g n emphasizes t h e u s e of dead times t o keep t r a c k of t h e sequence i n t e s t i n g Table 4 ( a & b ) shows t h e hex code program used i n o p e r a t i n g t h e 4x16 CCD a r r a y s .
Simulation
V a l i d ' s ValidSIMm program was u s e d i n c o n j u n c t i o n w i t h GEDm t o p e r f o r m d i g i t a l s i m u l a t i o n of t h e d r i v e r .
The c i r c u i t was v e r i f i e d f u n c t i o n a l l y w i t h t h e m a s t e r c l o c k r u n n i n g a t 1 0 MHz. F i g u r e 2 , a t h r o u g h c, shows t h e s i m u l a t i o n p l o t s of t h e C R e g i s t e r D r i v e r e l e c t r o d e s t a t e s f o r 4 , 8, and 1 6 phase c l o c k i n g .
The p l o t s r e p r e s e n t t h e c l o c k i n g d u r i n g a C r e g i s t e r r o t a t i o n .
The p l o t s i n c l u d e t h e P I X E L (one c l o c k c y c l e d e l a y ) and RESET s i g n a l s i n r e l a t i o n t o t h e r o t a t i o n t a k i n g p l a c e .
I t can be noted how t h e two o u t s i d e z e r o s i n e a c h p i x e l walk t h r o u g h t h e R e g i s t e r D r i v e r s s h i f t r e g i s t e r .
A l s o n o t e d i s t h a t , because t h e e l e c t r o d e s a r e clocked a t t h e same frequency, i t t a k e s 2 and 4 times l o n g e r f o r t h e 8 and 1 6 phase CCDs t o complete a r o t a t i o n t h a n i n t h e 4 p h a s e c o n f i g u r a t i o n . T h i s means t h a t f a s t e r p i x e l r a t e s a r e p o s s i b l e with 4 phase c l o c k i n g . The f a s t e s t p i x e l rates a v a i l a b l e w i t h t h i s d r i v e r hardware a r e 400, 350, and 275 K p i x e l s p e r second f o r t h e 4 , 8, and 1 6 phase A r e g i s t e r t r a n s f e r s i n t o B r e g i s t e r (00,30) CCGC, CSOC C r e g i s t e r t r a n s f e r s t o o u t p u t node -(02,OC) CCGB, CSOB, BCG B r e g i s t e r t r a n s f e r s i n t o C r e g i s t e r (OC,30) CCGC, CSOC, R, F C r e g i s t e r t r a n s f e r s t o o u t p u t node -(04,30) CCGC, CSOC, R C r e g i s t e r t r a n s f e r s t o o u t p u t node - CO CO 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0 0 00 00 00 00 00 00 00 00 00 00 00 00 00 b:
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cases, r e s p e c t i v e l y . Modifying t h e hardware by c h a n g i n g t h e amount o f c l o c k c y c l e s p e r dead t i m e c o u l d produce 4 phase c l o c k i n g r a t e s i n t h e o r d e r of 1 M p i x e l s p e r second.
F i g u r e 3 i s t h e s i m u l a t i o n p l o t o f o u t p u t c o n t r o l s i g n a l s f o r a n e n t i r e frame w i t h 4 rows of 2 0 p i x e l s .
T h i s frame s e q u e n c e i s The BCG s i g n a l must b e h i g h d u r i n g a n e n t i r e r o t a t i o n t o t r a n s f e r c h a r g e s between t h e B r e g i s t e r and t h e C r e g i s t e r . T h i s i s s e e n a t t h e b e g i n n i n g of e v e r y row i n F i g u r e 3 .
Timing and Packaging Analysis
The d r i v e r d e s i g n w a s run t h r o u g h V a l i d ' s ValidTIME" a n d PACKAGERTM p r o g r a m s b e f o r e f a b r i c a t i o n . The t i m i n g a n a l y z e r i n d i c a t e d no e r r o r s r e l e v a n t t o t h e d r i v e r d e s i g n . Fan-out p r o b l e m s , found by PACKAGERTM, were f i x e d and t h e n v e r i f i e d .
The d r i v e r d e s i g n u s e s 54 TTL p a r t s . Both v e r s i o n s were f u n c t i o n a l l y v e r i f i e d w i t h a T e k t r o n i x l o g i c a n a l y z e r .
The major d i f f e r e n c e between h a r d w a r e v e r s i o n s a r e t h e c a p a c i t o r s c o n n e c t e d between Vcc and GND n e a r e v e r y c h i p on t h e PCB. The a b s e n c e o f t h i s on t h e wirewrap v e r s i o n l i m i t s i t ' s maximum o p e r a t i n g f r e q u e n c y t o a 1 MHz master c l o c k . The PCB, however, o p e r a t e s w i t h a 1 0 MHz master c l o c k , which a g r e e s w i t h t h e s i m u l a t i o n r e s u l t s .
The PCB a l s o h a s t h e o p t i o n s w i t c h e s mentioned i n t h e M o d e s r a t ion s e c t i o n o f t h i s p a p e r . F a b r i c a t i o n o f t h e w i r e w r a p v e r s i o n w i t h s w i t c h e s w a s n o t f e a s i b l e .
The d r i v e r u s e s two DC power s u p p l i e s . The Vcc s u p p l y p u t s o u t +5 VDC a t about 2 . 5 A . The +V v o l t a g e i s normally between 0 V and +20 VDC and draws a b o u t 8 0 0 mA.
Practical Modifications
The MODIS-T CCD D r i v e r d e s i g n w a s guided by t h e s p e c i a l r e q u i r e m e n t o f h a v i n g t h e a b i l i t y t o d r i v e 4 , 8, o r 1 6 p h a s e C C D s . The u n u s u a l r e q u i r e m e n t stems from t h e p r e l i m i n a r y MODIS-T d e t e c t o r a r r a y s p e c i f i c a t i o n s . The r e q u i r e m e n t p r e s e n t e d a c h a l l e n g e i n h a v i n g t o d e a l w i t h so many c l o c k e d s i g n a l s a t once.
Using s h i f t r e g i s t e r s y i e l d s i t s s e l f t o c o n f i g u r a t i o n s w i t h a n y number o f p h a s e s ( e s p e c i a l l y a l a r g e number o f p h a s e s ) . The g r e a t a d v a n t a g e t o t h i s d e s i g n i s t h e a b i l i t y t o c o n t r o l when a r e g i s t e r r o t a t e s . There a r e many t h i n g s t h a t c a i m p l e m e n t c e r t a i n f u n c t i o n s t o minimize t h e number of components.
